

TR0329M: 2.0 - 4.2 GHz Ultra Low Noise 2 Stage Bypassed LNA

1.0 Features

• Small signal gain @ 3600 MHz: 34 dB (High Gain mode)

@ 3600 MHz: 15 dB (Low Gain mode)

NF @ 3600 MHz: 0.5 dB (High Gain mode)

@ 3600 MHz: 0.5 dB (Low Gain mode)

• P1dB @ 3600 MHz: 20 dBm (High Gain mode)

@ 3600 MHz: 10.5 dBm (Low Gain mode)

5 V Typical operating voltage

Operating frequency: 2.0 to 4.2 GHz

2.0 Applications

- 4G/5G Infrastructure Radios
- Small Cells and Cellular Repeaters
- Phase Array Radar
- SDARS

3.0 Description

The TR0329M is a high-linearity, ultra-low noise 2-stage gain block amplifier module with internal 50-ohm input output matching with a bypass mode functionality integrated to the second stage in the product. At 3.6 GHz, the amplifier, under high gain mode, typically provides 34 dB gain, +35 dBm OIP3, and 0.5 dB noise figure while drawing 90 mA current from a +5 V supply. The component also provides high performance in the low gain mode with 15 dB gain, 0.5 dB noise figure and +22 dBm OIP3 while drawing 50 mA current.

The TR0329M is packaged in a compact, low-cost Quad Flat No Lead (QFN) $3.5 \times 3.5 \times 0.75$ mm, 20 pin plastic packages.






Figure 1.1 Device Image (20 Pin 3.5 × 3.5 × 0.75 mm QFN Package)






Figure 3.1 Function Block Diagram (Top View)

4.0 Ordering Information

Table 4.1 Ordering Information

Base Part Number	Package Type	Form	Qty	Reel Diameter	Reel Width	Orderable Part Number
TR0329M	20 Pin 3.5×3.5×0.75 mm QFN	Tape & Reel	5000	13" (330 mm)	18 mm	TR0329MMTRPBF
Tuned Evaluation Board, 3300 – 4000 MHz						TR0329M-EVB-A
Tuned Evaluation Board, 2300 – 2700 MHz					TR0329M-EVB-B	



5.0 Pin Description

Table 5.1 Pin Definition

Pin Number	Pin Name	Description
1,2,4,5,7-	NC/GND	No internal connection, can be connected to ground
9,11,12,14,15,17 &18	NO/GND	The internal confliction, but be conflicted to ground
3	RFIN	RF Input. DC blocking cap required
13	RF _{OUT}	RF Output.
19	VDD1	Vdd1 supplied through an external choke inductor
16	VDD2	Vdd2 supplied through an external choke inductor
6	VPD	+5 V on this pin will shut down both the LNAs.
10	VBYP	+5 V on this pin keeps LNA1 on & LNA2 off. In 0 V both LNAs on.
Package Base	Paddle/Slug	DC and RF Ground. Also provides thermal relief. Multiple vias are
1 donago base	i addio/Olag	recommended

Note: [1] The backside ground slug of the device must be grounded directly to the ground plane through multiple vias to ensure proper operation. Adequate heat sinking required.

6.0 Absolute Maximum Rating

Table 6.1 Absolute Maximum Rating @TA=+25°C Unless Otherwise Specified

Parameter	Symbol	Value	Unit			
Electrical Rat	ings					
Supply voltages	VDD1 & VDD2	+6	V			
RF input power CW	RFIN	23	dBm			
Storage Temperature Range	T _{st}	-55 to +150	°C			
Operating Temperature Range	Top	-40 to +105	°C			
Maximum Junction Temperature	TJ	170	°C			
Thermal Rati	ings					
Thermal Resistance (junction-to-case) – Bottom side	R _θ JC	15.0	°C/W			
Soldering Temperature	T _{SOLD}	260	°C			
ESD Rating	gs					
Human Body Model (HBM)	Level 1B	500 to <1000	V			
Charged Device Model (CDM)	Level C	≥1000	V			
Moisture Rating						
Moisture Sensitivity Level	MSL	1	-			

Attention:

Maximum ratings are absolute ratings. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Exceeding one or a combination of the absolute maximum ratings may cause permanent and irreversible damage to the device and/or to surrounding circuit.



7.0 Recommended DC Operating Conditions

Table 7.1 Recommended Operating Conditions

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Drain Voltages	VDD1		+5.0		V
Drain Voltages	VDD2		+5.0		V
Drain Bias Currents	I _{DQ1} , Set by external drain feed	40	50		mA
Diain Bias Currents	I _{DQ2} , Set by external drain feed	80	90		MA
Operating Temperature Range		-40	+25	+105	°C

8.0 RF Electrical Specifications for EVBs

Table 8.1 3300 - 4000 MHz EVB A: @T₄=+25°C Unless Otherwise Specified: Venable = High

Parameter	Test Condition	Typical Values	Unit
Operational frequency Range		3.3-4.0	GHz
Gain	HG: LNAs on Bypass off	36.5-32	dB
Gaill	LG: LNA1 on Bypass on	16-14.3	dB
Noise Figure (De-embedded)	HG: LNAs on Bypass off	0.5-0.8	dB
Noise Figure (De-embedded)	LG: LNA1 on Bypass on	0.5-0.8	dB
EVB Noise Figure	HG: LNAs on Bypass off	0.6-0.9	dB
EVB Noise Figure	LG: LNA1 on Bypass on	0.7-0.9	dB
Input Return Loss	HG: LNAs on Bypass off	Less than -9	dB
Input Return Loss	LG: LNA1 on Bypass on	Less than -14	dB
Output Return Loss	HG: LNAs on Bypass off	Less than -13	dB
Output Return Loss	LG: LNA1 on Bypass on	Less than -8.3	dB
OP1dB	HG: LNAs on Bypass off	19-20.5	dBm
OFTUB	LG: LNA1 on Bypass on	9-11	dBm
OID2 (With 4 MUz tone engling)	0 dBm per tone,	33-36	dBm
OIP3 (With 1 MHz tone spacing)	-2 dBm per tone,	19-22	dBm
	HG	90	
Current, Id	LG	45	mA
	PD	5	
Isolation between RFIN and RF-out PD mode ON and Bypass ON	At 3.6 GHz	50	dB
Isolation between RFIN and RF-out PD mode ON and High Gain ON	Receive operation	50	dB



Table 8.2 2300 - 2700 MHz EVB B: @T_A=+25°C Unless Otherwise Specified; Venable = High

Parameter	Test Condition	Typical Values	Unit
Operational frequency Range		2.3-2.7	GHz
Gain	HG: LNAs on Bypass off	37-36.8	dB
Gaiii	LG: LNA1 on Bypass on	18-16.7	dB
Noise Figure (De-embedded)	HG: LNAs on Bypass off	0.5-0.6	dB
Noise rigure (De-embedded)	LG: LNA1 on Bypass on	0.5-0.6	dB
EVB Noise Figure	HG: LNAs on Bypass off	0.6-0.7	dB
L V B Noise i iguie	LG: LNA1 on Bypass on	0.6-0.7	dB
Input Return Loss	HG: LNAs on Bypass off	Less than -11	dB
input Neturi Loss	LG: LNA1 on Bypass on	Less than -11	dB
Output Return Loss	HG: LNAs on Bypass off	Less than -11	dB
Output Neturn Loss	LG: LNA1 on Bypass on	Less than -5.5	dB
OP1dB	HG: LNAs on Bypass off	17-18.5	dBm
OFTUB	LG: LNA1 on Bypass on	10-12	dBm
OIP3 (With 1 MHz tone spacing)	0 dBm per tone,	30-31	dBm
OIP3 (With 1 MHZ tone spacing)	-2 dBm per tone,	21-23	dBm
	HG	90	
Current, Id	LG	45	mA
	PD	5	
Isolation between RFIN and RF-out PD mode ON and Bypass ON	At 2.5 GHz	55	dB
Isolation between RFIN and RF-out PD mode ON and High Gain ON	Receive operation	50	dB

Table 8.3 Control Truth Table @T_A=+25°C Unless Otherwise Specified.

PD	ВР	State
1	0	LNA1 OFF, LNA2 OFF, Bypass OFF
0	0	LNA1 ON, LNA2 ON Bypass ON
0	1	LNA1 ON, LNA2 OFF, Bypass ON
1	1	LNA1 OFF, LNA2 OFF, Bypass OFF


Table 8.4 Switching Speed @T_A=+25°C Unless Otherwise Specified.

PD	BP	State	50% Vctrl to 90% of	50% Vctrl to 10% of RF	Units
			RF		
0 V	0 V	LNA1 ON, LNA2 ON, Bypass OFF	350		
	5 V	LNA1 ON, LNA2 OFF Bypass ON		300	
5 V	0 V	LNA1 OFF, LNA2 OFF, Bypass OFF	700	430	ns
	5 V	LNA1 OFF, LNA2 OFF, Bypass ON	320	560	



9.0 Typical Characteristics

9.1. 3300 – 4000 MHz tuned EVB (Low Gain mode), -40°C, 25°C, 85°C, 105 °C broadband



30 20 10 0 -10 -20 0 1 2 3 4 5 6 7 8 9




Figure 9.1.1 S11 (IRL in dB) vs Freq (GHz)

Figure 9.1.2 S21 (Gain in dB) vs Freq (GHz)

Figure 9.1.3 S12 (Rev Iso in dB) vs Freq (GHz)






Figure 9.1.4 S22 (ORL in dB) vs Freq (GHz)

9.2 3300 - 4000 MHz tuned EVB (Low Gain mode), -40°C, 25°C, 85°C, 105 °C narrowband








Figure 9.2.1 S11 (IRL in dB) vs Freq (GHz)




Figure 9.2.2 S21 (Gain in dB) vs Freq (GHz)




Figure 9.2.3 S12 (Rev Iso in dB) vs Freq (GHz)




Figure 9.2.4 S22 (ORL in dB) vs




Figure 9.2.5 EVB Noise Figure (in dB) vs Freq (GHz)





Figure 9.2.6 Output P1dB vs Freq (GHz)

Figure 9.2.7 Output IP3 (in dBm) vs Freq (GHz)

Figure 9.2.8 Mu1 vs Freq (GHz)







50 40 30 20 10 0 -10 -20 0 1 2 3 4 5 6 7 8 9




Figure 9.3.1 S11 (IRL in dB) vs Freq (GHz)

Figure 9.3.2 S21 (Gain in dB) vs Freq (GHz)

Figure 9.3.3 S12 (Rev Iso in dB) vs Freq (GHz)






Figure 9.3.4 S22 (ORL in dB) vs Freq (GHz)

9.4 3300 – 4000 MHz tuned EVB (High Gain mode), -40°C, 25°C, 85°C, 105 °C narrowband








Figure 9.4.1 S11 (IRL in dB) vs Freq (GHz)




Figure 9.4.2 S21 (Gain in dB) vs Freq (GHz)

Figure 9.4.3 S22 (ORL in dB) vs Freq (GHz)



Figure 9.4.4 EVB Noise Figure (in dB) vs Freq (GHz)



Figure 9.4.7 Mu1 vs Freq (GHz)

Figure 9.4.6 Output IP3(in dBm) vs Freq (GHz)



10.0 Evaluation Boards

10.1 3300 - 4000 MHz EVB A




Figure 10.1.1 Schematic of the 3300-4000 MHz EVB-A




Figure 10.1.2 Layout of the 3300-4000 MHz EVB-A



Table 10.1.1 BOM of the 3300-4000 MHz EVB A

Component ID	Value	Manufacturer	Recommended Part Number	Qty
M1, R1, R2	0 Ω	Panasonic	ERJ-2GE0R00X	3
C7	6.8 pF	Murata	GJM1555C1H6R8BB01D	1
M2	220 pF	Kemet	C0402C221K5GACAUTO	1
C2, C5, C9, C10	100 pF	AVX	04025A101JAT4A	4
C1, C4, C8, C11	100 nF	TDK	C1005X7R1H104K050BE	4
L1	3.9 nH	Coil craft / Wurth Electronics	0402HP-3N9XGE / 744916039	1
C3, C6	1.5 nF	Murata	04025C152JAT2A	2
L2	2.7 nH	Coil craft / Wurth Electronics	0402HP-2N7XGE / 744916027	1
R4	15 Ω	Panasonic	ERJ-H2RD15R0X	1
R3	150 Ω	Panasonic	ERJ-2RHD1500X	1
M3	0.3 pF	Murata	GJM1555C1HR30BB01	1
PCB	_	Rogers RO4350B, 20 mils	s, 1 oz copper	1



10.2 2300 - 2700 MHz EVB B




Figure 10.2.1 Schematic of the 2300-2700 MHz EVB-B




Figure 10.2.2 Layout of the 2300-2700 MHz EVB-B



Table 10.2 BOM of the 2300-2700 MHz EVB B

Component ID	Value	Manufacturer	Recommended Part Number	Qty
R1, R2	0 Ω	Panasonic	ERJ-2GE0R00X	2
C7	6.8 pF	Murata	GJM1555C1H6R8BB01D	1
M2	220 pF	Kemet	C0402C221K5GACAUTO	1
C2, C5, C9, C10	100 pF	AVX	04025A101JAT4A	4
C1, C4, C8, C11	100 nF	TDK	C1005X7R1H104K050BE	4
L1, L2	8.2 nH	Coil craft / Wurth Electronics	0402HP-8N2XGE / 744916039	2
R4	15 Ω	Panasonic	ERJ-H2RD15R0X	1
R3	150 Ω	Panasonic	ERJ-2RHD1500X	1
C3, C6	1.5 nF	Murata	04025C152JAT2A	2
PCB		Rogers RO4350B, 20	mils, 1 oz copper	1



11.0 Test Procedure

Biasing Sequence

To properly bias the TR0329M-EVB-A, follow these steps: Connect the supply Ground the Ground test point.

- Apply bias to the Vdd2=5 V test points.
- Apply bias to the Vdd1=5 V test point.
- Apply bias to the BP=5 V/0 V test points.
- Apply bias to the PD=5 V/0 V test points.
- Apply an RF input signal.

The TR0329M-EVB-A is shipped fully assembled and tested. Figure 11.1 illustrates a basic test setup diagram for evaluating s-parameters, which includes gain, input output return loss and reverse isolation for HG, LG as well as PD mode using a network analyzer. Follow these steps to complete the test setup and verify the operation of the TR0329M-EVB-A:

- 1. Connect the Ground test point to the ground terminal of the power supply.
- 2. Connect the Vdd1 and Vdd2 test points to the voltage output terminal of a 5 V supply that sources a current of approximately 90 mA for high gain mode or 45-50 mA in Low gain mode or 4-5 mA for power-down mode.
- 3. Connect the BP and PD test points to the ground terminal of the power supply for high gain mode operation and BP is 5 V and PD is grounded for low gain operation. The TR0329M-EVB-A can be configured in different modes by connecting the control test points which are BP and PD to 5 V or ground, as shown in Table 9.1.
- 4. Connect a calibrated network analyzer to the RF-in, and RF-out SMA connectors. Sweep the frequency from 1 GHz to 6 GHz and set the power to -25 dBm.

The TR0329M-EVB-A is expected to have a high and low mode gain of 34 dB and 15 dB respectively at 3.6 GHz. Refer to Figure 9.1.1 to Figure 9.4.7 for the expected results.

Additional test equipment is required for a comprehensive evaluation of the device's functions and performance.

For noise figure evaluation, use either a noise figure analyzer or a spectrum analyzer with a noise option. It is recommended to use a low excess noise ratio (ENR) noise source.

For third-order intercept point evaluation, use two signal generators and a spectrum analyzer. A high isolation power combiner is recommended.

For power compression and power handling evaluations, use a two-channel power meter and a signal generator. Ensure that the input power amplifier has sufficient power capacity. Test accessories such as couplers and attenuators must also have adequate power handling capabilities.

Please note that measurements conducted at the SMA connectors of the TR0329M-EVB-A include the losses of the SMA connectors and the PCB. The through line should be measured to calibrate the effects of the TR0329M-EVB-A. The through line consists of an RF input line and an RF output line that are connected to the device and have equal lengths.






Figure 11.1 TEST Set Up Diagram



12.0 Device Package Information




Figure 12.1 Device Package Drawing (All dimensions are in mm)

Table 12.1 Device Package Dimensions

t and the second of the second					
Dimension (mm)	Value (mm)	Tolerance (mm)	Dimension (mm)	Value (mm)	Tolerance (mm)
Α	0.75	±0.05	Е	3.50 BSC	±0.05
A1	0.203	±0.02	E1	2.00	±0.05
b	0.25	±0.02	F	0.625	±0.02
D	3.50 BSC	±0.05	G	0.625	±0.03
D1	2.00	±0.03	L	0.40	±0.05
е	0.50 BSC	±0.05	K	0.35	±0.05

Note: Lead finish: Pure Sn without underlayer; Thickness: 7.5 μm ~ 20 μm (Typical 10 μm ~ 12 μm)

Attention:

Please refer to application notes *TN-001* and *TN-002* at http://www.tagoretech.com for PCB and soldering related guidelines.



13.0 PCB Land Design

Guidelines:

- [1] 2-layer PCB is recommended.
- [2] Via diameter is recommended to be 0.3 mm to prevent solder wicking inside the vias
- [3] Thermal vias shall be placed on the center pad
- [4] The maximum via number for the center pad is $3(X)\times3(Y)=9$




Figure 13.1 PCB Land Pattern

(Dimensions are in mm)

0.07Max
All Around
All Around
Metal Under
Solder Mask Opening
Solder Mask Opening

Non-Solder Mask Defined (Preferred)

Solder Mask Defined

Figure 13.2 Solder Mask Pattern

(Dimensions are in mm)




Figure 13.3 Thermal Via Pattern

(Recommended Values: S≥0.15 mm; Y≥0.20 mm; d=0.3 mm; Plating Thickness t=25 µm or 50 µm)



14.0 PCB Stencil Design

Guidelines:

- [1] Laser-cut, stainless steel stencil is recommended with electro-polished trapezoidal walls to improve the paste release.
- [2] Stencil thickness is recommended to be 125 μm .




Figure 14.1 Stencil Openings (Dimensions are in mm)




Figure 14.2 Stencil Openings Shall Not Cover Via Areas If Possible (Dimensions are in mm)



15.0 Tape and Reel Information




Figure 15.1 Tape and Reel Drawing

Table 15.1 Tape and Reel Dimensions

Dimension (mm)	Value (mm)	Tolerance (mm)	Dimension (mm)	Value (mm)	Tolerance (mm)
A0	2.35	±0.10	K0	1.10	±0.10
В0	2.35	±0.10	P0	4.00	±0.10
D0	1.50	+0.10/-0.00	P1	8.00	±0.10
D1	1.50	+0.10/-0.00	P2	2.00	±0.05
E	1.75	±0.10	Т	0.30	±0.05
F	5.50	±0.05	W	12.00	±0.30



Edition Revision 2.8 - 2024-07-30

Published by

Tagore Tech Inc.

601 W Campus Dr. Ste C1

Arlington Heights, IL 60004, USA

©2024 All Rights Reserved

Legal Disclaimer

The information provided in this document shall in no event be regarded as a guarantee of conditions or characteristics. Tagore Tech assumes no responsibility for the consequences of the use of this information, nor for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of Tagore Tech. The specifications mentioned in this document are subject to change without notice.

Information

For further information on technology, delivery terms and conditions and prices, please contact Tagore Tech: support@tagoretech.com.